Bihar Engineering University, Patna End Semester Examination -2023

Course: B. Tech Code: 100403

Semester: IV Subject: Digital Electronics Time: 03 Hours Full Marks:70

(i)	truction The r	narks are indicated in the right-hand margin.	
(ii)	There are NINE questions in this paper. Attempt FIVE questions in all.		
(iii)) Allen Oues	tion No. 1 is compulsory.	1
Q. i	Answer any seven Question only: Answer any seven Question only: (108.025) to their binary equivalent.		
	, (a)	Convert the Decimal number (108.023) to their strains	
	Opl	Draw Truth table of JK flip flop. Draw the truth table and logic circuit of Half-adder.	
	Jet	Write the difference between combinational & Sequential circuit.	
	(a)	Draw timing diagram of SR flip-flop.	
	(e)	Find 2's complement of 1011011.	
	(A) √(g)		
	(fi)		
	(i)	Discuss Universal gates.	
	(j)	What is the use of K-map?	
	F(A	lement the following function using only NAND gate $(B,C)=\sum m(0,1,2,3,7)$. Realize XNOR logic function using NAND gate only. Simplify Y= ABC + AB \overline{C} +A \overline{B} C	[14] [7] [7]
Q!4		ogic circuit has four inputs A,B,C,D and output Y. Y=1 when A & B are both objected to the condition that C and D are both low or both high. Design the logic sit.	[14]
<i>9.</i> 5	Explain Master-slave flip flop. What are race around condition?. How it can be circumvented with the help of Master-slave flip flop.		
Q.6	(a)	Design 8 to 3 line Encoder circuit.	[7]
	(b)	Implement NAND gate using TTL logic family.	[7]
Q.7	Sumr	narize the design procedure for a synchronous sequential circuit.	[14]
Q.8	(a)	Explain the working of R-2R Ladder DAC.	[7]
	(b)	Design 3-bit binary counter using T flip-flop.	[7]
Q.9	Write (a) (b)	short notes on the following: Binary Parallel Adder Digital IC logic families	[7*2=14]