| Bihar | Engineer | ing University, | Patna |
|-------|----------|-----------------|-------|
| . End | Semester | Examination -   | 2022  |

*Course: B.Tech. Code: 100305* 

Semester: III Subject: Digital Electronics Time: 03 Hours Full Marks: 70

## Instructions:-

| (i) | The marks | are | indicated | in th | he right-hand | margin |
|-----|-----------|-----|-----------|-------|---------------|--------|
|-----|-----------|-----|-----------|-------|---------------|--------|

(ii) There are NINE questions in this paper.

(iii) Attempt FIVE questions in all.

(iv) Question No. 1 is compulsory.

| Q.1 | Choo | [2 x 7 = 14]   |  |                  |  |  |  |
|-----|------|--|--|------------------|--|--|--|
|     | (a)  | Dynamic RAM employs<br>(i) Capacitor or MOSFET<br>(iii) Capacitor or BJT   | (ii) FET or JFET<br>(iv) BJT or MOS  |                  |  |  |  |
|     | (b)  | The resolution of a 10-bit AD conve<br>(i) 1 V (ii) 1 mV   | erter for an input range of 10 V is appr<br>(iii) 10 mV (iv) 100 mV                      | roximately       |  |  |  |
|     | (c)  | The parameter through which 16 di<br>(i) bit (ii) byte   | stinct values can be represented is kno<br>(iii) word (iv) nibble                        | own as           |  |  |  |
|     | (d)  | If we record any music in any record<br>(i) Multiplexing<br>(iii) Decoding   | der, such type of process is called<br>(ii) Encoding<br>(iv) Demultiplexing              |                  |  |  |  |
|     | (e)  | The systematic reduction of logic c<br>(i) Symbolic reduction<br>(iii) Boolen algebra                                | ircuits is accomplished by<br>(ii) TTL logic<br>(iv) Truth table                         |                  |  |  |  |
|     | (f)  | In which of the following base syst<br>(i) BASE 10 (ii) BASE 16  | em, 123 is not a valid number?<br>(iii) BASE 8 (iy) BASE 3                               |                  |  |  |  |
|     | (g)  | A hexadecimal odometer displays F52F. The next reading will be<br>(i) F52E (ii) G52F (iii) F52F (iv) F530            |  |                  |  |  |  |
|     | (h)  | Sequential circuit contains;<br>(i) No memory element<br>(نتز) At least one memory element                           | (ii) All input applied simultaneously<br>(iv) None                                       | y.               |  |  |  |
|     | (i)  | How many entries will be in the tr<br>(i) 6 (ii) 8 (iii) 32 (iy) 16  | uth table of a 4-input NAND gate.  |                  |  |  |  |
|     | (j)  | Which ADC architecture is base<br>voltage over a fixed period of time<br>(i) Flash ADC(ii) Su<br>(ii) Dual slope ADC | d on the principle of integrating a<br>??<br>ccessive Approximation ADC<br>gma-Delta ADC | an unknown input |  |  |  |

| ¢.)         | (a)                 | What are weighted, non-weighted, cyclic and self-complementary codes? Explain<br>each with examples.<br>Find the values of X in the following conversions:  | [7]<br>[7] |
|-------------|---------------------|---|------------|
|             | (6)                 | (i) $(45 \cdot 70)_{8}$ to $(X)_{2}$<br>(ii) $(168 \cdot 16)_{8}$ to $(X)_{16}$<br>(iii) $(168 \cdot 16)_{8}$ to $(X)_{16}$   |            |
| Q.3         | (a)<br>(b)          | Design a BCD to 7-segment display decoder circuit using logic gates.<br>Design full adder using the following:<br>(i) 8:1 mux<br>(ii) 4:1 mux   | [7]<br>[7] |
| Q.4         | (a)                 | Define resolution, linearity, accuracy and settling time of D/A converters. A Define resolution, linearity, accuracy analog output of 10 v and accepts 6 binary typical D/A converter has a full-scale corresponding to each analog step? | [7]        |
|             | (b)                 | bits as input. What will be Design a 3-bit parallel comparator A/D convertor that provides output in 2's complement format.   | [7]        |
| 65          | ) (a)               | Identify the following logic functions implemented at F:  | [7]        |
|             | (b)                 | Implement the following CMOS logics:<br>(i) $\frac{\overline{AB(A+B)}}{(ii)}$<br>(ii) $\overline{((CD)+B)A}$  | [7]        |
| <b>Q</b> .6 | (a)<br>(b)          | What is binary shift register? Write down their application.<br>Describe about Jhonson ring counter using four D-flip-flop.   | [7]<br>[7] |
| QGy         | (a)                 | Minimize the following expression using k-map   | [7]        |
| V           | (b)                 | $f(P, Q, R, S) = \Sigma m(0, 1, 4, 5, 7, 12, 13)$<br>Draw symbol and write the truth table of JK flip flop.   | [7]        |
| <u>e</u> s  | (a)<br>(b)          | Describe the procedure to design Mod-6 counter.<br>Explain SIPO and SISO operations of shift register with relevant logic diagrams<br>and truth tables.   | [7]<br>[7] |
| Q.9         | Writ<br>(<br>(<br>( | e short notes of the following<br>i) RAM<br>ii) ROM<br>iii) CMOS logic<br>iv) Operation of TTL logic circuit working as NAND Gate.  | [3.5x4]    |

Page 2 of 2